

TMP61-Q1 Automotive Grade, $\pm 1\%$ 10-k Ω Linear Thermistor With 0402 and 0603 Package Options

1 Features

- Automotive Qualifications
 - AEC-Q100 Grade 1: -40°C to 125°C
 - AEC-Q100 Grade 0 (DYA): -40°C to 150°C
 - AEC-Q100 Grade 0 (ELPG): -40°C to 170°C
- AEC-Q200 Tested
- [Functional Safety-Capable](#)
 - [Documentation available to aid functional safety system design](#)
- Silicon-based thermistor with a positive temperature coefficient (PTC)
- Linear resistance change across temperature
- 10-k Ω nominal resistance at 25°C (R25)
 - $\pm 1\%$ maximum (0°C to 70°C)
- Consistent sensitivity across temperature
 - 6400 ppm/ $^{\circ}\text{C}$ TCR (25°C)
 - 0.2% typical TCR tolerance across temperature range
- Fast thermal response time of 0.6 s (DEC)
- Long lifetime and robust performance
 - Built-in fail-safe in case of short-circuit failures
 - 0.5% typical long term sensor drift

2 Applications

- Thermal compensation
 - Display backlight
 - Battery management systems
- Thermal threshold detection
 - Motor control
 - On-board chargers & DC-DC converters

3 Description

Get started today with the [Thermistor Design Tool](#), offering complete resistance vs temperature table (R-T table) computation, other helpful methods to derive temperature and example C-code.

The TMP61-Q1 linear thermistor offers linearity and consistent sensitivity across temperature to enable simple and accurate methods for temperature conversion. The low power consumption and a small thermal mass of the device minimize self-heating.

With built-in fail-safe behaviors at high temperatures and powerful immunity to environmental variation, these devices are designed for a long lifetime of high performance. The small size of the TMP6 series also allows for close placement to heat sources and quick response times.

Take advantage of benefits over NTC thermistors such as no extra linearization circuitry, minimized calibration, less resistance tolerance variation, larger sensitivity at high temperatures, and simplified conversion methods to save time and memory.

The TMP61-Q1 is currently available in a 0402 X1SON package, a 0603 SOT-5X3 package, and a 2-pin through-hole TO-92S package.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TMP61-Q1	DEC (X1SON, 2)	1.00 mm × 0.60 mm
	LPG (TO-92S, 2)	4.00 mm × 1.52 mm
	DYA (SOT-5X3, 2)	1.60 mm × 0.80 mm


(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



TMP61-Q1


SNIS210G – APRIL 2019 – REVISED NOVEMBER 2023



$$V_{Temp} = \frac{V_{Bias} * R_{TMP61}}{R_{Bias} + R_{TMP61}}$$

$$V_{Temp} = I_{Bias} * R_{TMP61}$$

Typical Implementation Circuits



Typical Resistances vs Ambient Temperature

Table of Contents

1 Features	1	8 Application and Implementation	12
2 Applications	1	8.1 Application Information.....	12
3 Description	1	8.2 AEC-Q200 Qualifications.....	12
4 Device Comparison	3	8.3 Typical Application.....	12
5 Pin Configuration and Functions	4	8.4 Power Supply Recommendations.....	18
6 Specifications	5	8.5 Layout.....	18
6.1 Absolute Maximum Ratings.....	5	9 Device and Documentation Support	20
6.2 ESD Ratings.....	5	9.1 Documentation Support.....	20
6.3 Recommended Operating Conditions.....	5	9.2 Receiving Notification of Documentation Updates....	20
6.4 Thermal Information.....	6	9.3 Support Resources.....	20
6.5 Electrical Characteristics.....	7	9.4 Trademarks.....	20
6.6 Typical Characteristics.....	8	9.5 Glossary.....	20
7 Detailed Description	10	9.6 Electrostatic Discharge Caution.....	20
7.1 Overview.....	10	10 Revision History	20
7.2 Functional Block Diagram.....	10	11 Mechanical, Packaging, and Orderable Information	22
7.3 Feature Description.....	11		
7.4 Device Functional Modes.....	11		

4 Device Comparison

Table 4-1. Device Comparison

PART NUMBER	R25 TYP	R25 %TOL	RATING	T _A	PACKAGE OPTIONS
TMP61	10k	1%	Catalog	–40°C to 125°C	X1SON / DEC (0402)
				–40°C to 150°C	SOT-5X3 / DYA (0603)
				–40°C to 150°C	TO-92S / LPG
TMP61-Q1	10k	1%	Automotive Grade-1	–40°C to 125°C	X1SON / DEC (0402)
			Automotive Grade-0	–40°C to 150°C	SOT-5X3 / DYA (0603)
				–40°C to 170°C	TO-92S / LPG
TMP63	100k	1%	Catalog	–40°C to 125°C	X1SON / DEC (0402)
				–40°C to 150°C	SOT-5X3 / DYA (0603)
TMP63-Q1	100k	1%	Automotive Grade-1	–40°C to 125°C	X1SON / DEC (0402)
			Automotive Grade-0	–40°C to 150°C	SOT-5X3 / DYA (0603)
TMP64	47k	1%	Catalog	–40°C to 125°C	X1SON / DEC (0402)
				–40°C to 150°C	SOT-5X3 / DYA (0603)
TMP64-Q1	47k	1%	Automotive Grade-1	–40°C to 125°C	X1SON / DEC (0402)
			Automotive Grade-0	–40°C to 150°C	SOT-5X3 / DYA (0603)

5 Pin Configuration and Functions






Figure 5-1. DEC Package 2-Pin X1SON Top View



ID mark is identified as a dot in the ID area and it denotes pin 1.
Figure 5-2. DYA Package 2-Pin SOT-5X3 Top View



Front view is described as chamfers of TO-92S facing the user. Bottom view is described as pins coming out of the page.

Figure 5-3. LPG Package 2-Pin TO-92S Front View, Bottom View

Table 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
-	1	—	Thermistor (-) and (+) terminals. For proper operation, ensure a positive bias where the + terminal is at a higher voltage potential than the - terminal.
+	2		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Voltage across the device			6	V
Junction temperature (T _J)	Automotive Grade 1 (DEC, DYA QLPG package)	-65	155	°C
Junction temperature (T _J)	Automotive Grade 0 (ELPG package)	-65	175	°C
Current through the device			450	μA
Storage temperature (T _{stg})		-65	175	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM classification level 2	±2000	V
		Charged-device model (CDM), per AEC Q100-011 CDM classification level C6	±1000	V

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{Sns}	Voltage Across Pins 2 (+) and 1 (-)	0		5.5	V
I _{Sns}	Current passing through the device T _A = -40 °C to 150 °C	0		400	μA
	Current passing through the device T _A = 150 °C to 170 °C	50		250	
T _A	Operating free-air temperature (Automotive Grade 1 DEC, QLPG Package)	-40		125	°C
	Operating free-air temperature (Automotive Grade 0 DYA Package)	-40		150	
	Operating free-air temperature (Automotive Grade 0 ELPG Package) ^{(1) (2)}	-40		170	

- (1) HTOL was performed at 160 °C for 2300 hours and 175 °C for 24 hours
(2) HTSL for was performed at 175 °C for 2000 hours

6.4 Thermal Information

THERMAL METRIC ^{(1) (2)}		TMP61-Q1			UNIT
		DEC (X1SON)	LPG (TO-92S)	DYA (SOT-5X3)	
		2 PINS	2 PINS	2 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ^{(3) (4)}	443.4	215	742.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	195.7	99.9	315.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	254.6	191.7	506.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	19.9	35.1	109.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	254.5	191.7	500.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	–	–	–	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) For information on self-heating and thermal response time see Layout Guidelines section.
- (3) The junction to ambient thermal resistance ($R_{\theta JA}$) under natural convection is obtained in a simulation on a JEDEC-standard, High-K board as specified in JESD51-7, in an environment described in JESD51-2. Exposed pad packages assume that thermal vias are included in the PCB, per JESD 51-5.
- (4) Changes in output due to self heating can be computed by multiplying the internal dissipation by the thermal resistance.

6.5 Electrical Characteristics

$T_A = -40^{\circ}\text{C}$ to 125°C (TMP61Q), $T_A = -40^{\circ}\text{C}$ to 170°C (TMP61E), $I_{Sns} = 200\ \mu\text{A}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R_{25}	Thermistor Resistance at 25°C ⁽¹⁾	$T_A = 25^{\circ}\text{C}$	9.9	10	10.1	k Ω
R_{TOL}	Resistance Tolerance ⁽¹⁾	$T_A = 25^{\circ}\text{C}$	-1		1	%
R_{TOL}	Resistance Tolerance ⁽¹⁾	$T_A = 0^{\circ}\text{C}$ to 70°C	-1		1	%
		$T_A = -40^{\circ}\text{C}$ to 150°C	-1.5		1.5	
R_{TOL}	Resistance Tolerance ⁽¹⁾	$T_A = 150^{\circ}\text{C}$ to 170°C	-2.5		2.5	%
TCR_{-35}	Temperature Coefficient of Resistance	$T_1 = -40^{\circ}\text{C}$, $T_2 = -30^{\circ}\text{C}$		+6220		ppm/ $^{\circ}\text{C}$
TCR_{25}		$T_1 = 20^{\circ}\text{C}$, $T_2 = 30^{\circ}\text{C}$		+6400		
TCR_{85}		$T_1 = 80^{\circ}\text{C}$, $T_2 = 90^{\circ}\text{C}$		+5910		
$TCR_{-35}\%$	Temperature Coefficient of Resistance Tolerance	$T_1 = -40^{\circ}\text{C}$, $T_2 = -30^{\circ}\text{C}$		± 0.4		%
$TCR_{25}\%$		$T_1 = 20^{\circ}\text{C}$, $T_2 = 30^{\circ}\text{C}$		± 0.2		
$TCR_{85}\%$		$T_1 = 80^{\circ}\text{C}$, $T_2 = 90^{\circ}\text{C}$		± 0.3		
ΔR	Sensor Long Term Drift (Reliability)	96 hours continuous operation RH = 85 %, $T_A = 130^{\circ}\text{C}$, $V_{Bias} = 5.5\text{V}$	-1	0.1	1	%
		600 hours continuous operation at $T_A = 150^{\circ}\text{C}$ $V_{Bias} = 5.5\text{V}$, DEC Package	-1	0.5	1.8	
		600 hours continuous operation at $T_A = 150^{\circ}\text{C}$ $V_{Bias} = 5.5\text{V}$, DYA Package	-1	0.2	1.2	
		1000 hours continuous operation at $T_A = 150^{\circ}\text{C}$ $V_{Bias} = 5.5\text{V}$, DYA Package	-1	0.2	1.2	
		1000 hours continuous operation at $T_A = 150^{\circ}\text{C}$ $V_{Bias} = 5.5\text{V}$, QLPG Package	-0.5	0.5	1.4	
ΔR	Sensor Long Term Drift (Reliability)	2300 hours continuous operation at $T_A = 160^{\circ}\text{C}$ 24 hours continuous operation at $T_A = 175^{\circ}\text{C}$ $V_{Bias} = 5.5\text{V}$, ELPG Package	-2	1.1	4	%
t_{RES} (stirred liquid)	Thermal response to 63 % (DEC Package)	$T_1 = 25^{\circ}\text{C}$ in Still Air to $T_2 = 125^{\circ}\text{C}$ in Stirred Liquid		0.6		s
t_{RES} (stirred liquid)	Thermal response to 63 % (LPG Package)	$T_1 = 25^{\circ}\text{C}$ in Still Air to $T_2 = 125^{\circ}\text{C}$ in Stirred Liquid		2.9		s
t_{RES} (still air)	Thermal response to 63 % (DEC Package)	$T_1 = 25^{\circ}\text{C}$ to $T_2 = 70^{\circ}\text{C}$ in Still Air		3.2		s
t_{RES} (still air)	Thermal response to 63 % (LPG Package)	$T_1 = 25^{\circ}\text{C}$ to $T_2 = 70^{\circ}\text{C}$ in Still Air		20		s

(1) Limits defined based on 4th order equation, tolerance will change with 'Sensor Long Term Drift' specification.

6.6 Typical Characteristics

at $T_A = 25^\circ\text{C}$, (unless otherwise noted)





Figure 6-1. Automotive Grade 0 Resistance vs Ambient Temperature Using Multiple Bias Currents



$R_{BIAS} = 10\text{ k}\Omega$ with $\pm 0.01\%$ tolerance

Figure 6-2. Automotive Grade 0 Resistance vs Ambient Temperature Using Multiple Bias Voltages





Figure 6-3. TCR vs Sense Currents (I_{SNS})



$V_{SNS} = 1.8\text{ V}, 2.5\text{ V}, 3.3\text{ V},$ and 5.0 V , $R_{Bias} = 10\text{ k}\Omega$ with $\pm 0.01\%$ Tolerance

Figure 6-4. TCR vs Sense Voltages, V_{SNS}





Figure 6-5. Supply Dependence Resistance vs Bias Current



$R_{Bias} = 10\text{ k}\Omega$ ($\pm 0.01\%$ tolerance)

Figure 6-6. Supply Dependence vs Bias Voltage




Figure 6-7. Step Response




Figure 6-8. Thermal Response Time (DEC package)




Figure 6-9. Thermal Response Time (DEC and DYA Package)




Figure 6-10. Thermal Response Time (LPG Package)




Figure 6-11. Thermal Response Time (LPG Package)

7 Detailed Description

7.1 Overview

The TMP61-Q1 silicon linear thermistor has a linear positive temperature coefficient (PTC) that results in a uniform and consistent temperature coefficient resistance (TCR) across a wide operating temperature range. TI uses a special silicon process where the doping level and active region areas devices control the key characteristics (the temperature coefficient resistance (TCR) and nominal resistance (R_{25})). The device has an active area and a substrate due to the polarized terminals. Connect the positive terminal to the highest voltage potential. Connect the negative terminal to the lowest voltage potential.

Unlike an NTC, which is a purely resistive device, the TMP61-Q1 resistance is affected by the current across the device and the resistance changes when the temperature changes. In a voltage divider circuit, TI recommends to maintain the top resistor value at 10 k Ω . Changing the top resistor value or the V_{BIAS} value changes the resistance vs temperature table (R-T table) of the TMP61-Q1, and subsequently the polynomials as described in the [Design Requirements](#) section. Consult the [TMP61-Q1 R-T table](#) section for more information.

[Equation 1](#) can help the user approximate the TCR.

$$TCR = \frac{(R_{T2} - R_{T1})}{(T2 - T1) \times R_{\frac{(T2-T1)}{2}}} \quad (1)$$

where

- TCR is in ppm/ $^{\circ}$ C

Key terms and definitions:

- I_{SNS} : Current flowing through the TMP61-Q1 device
- V_{SNS} : Voltage across the two TMP61-Q1 terminal
- I_{BIAS} : Current supplied by the biasing circuit.
- V_{BIAS} : Voltage supplied by the biasing circuit.
- V_{TEMP} : Output voltage that corresponds to the measured temperature. Note that this is different from V_{SNS} . In the use case of a voltage divider circuit with the TMP61-Q1 in the high side, V_{TEMP} is measured across R_{BIAS} .

7.2 Functional Block Diagram




Figure 7-1. Typical Implementation Circuits

7.3 Feature Description

7.3.1 TMP61-Q1 R-T table

The TMP61-Q1 R-T table must be re-calculated for any change in the bias voltage, bias resistor, or bias current. TI provides a [Thermistor Design Tool](#) to calculate the R-T table. The system designer must always validate the calculations provided.

7.3.2 Linear Resistance Curve

The TMP61-Q1 has good linear behavior across the whole temperature range as shown in [Typical Characteristics](#). This range allows a simpler resistance-to-temperature conversion method that reduces look-up table memory requirements. The linearization circuitry or midpoint calibration associated with traditional NTCs is not necessary with the device.

The linear resistance across the entire temperature range allows the device to maintain sensitivity at higher operating temperatures.

7.3.3 Positive Temperature Coefficient (PTC)

The TMP61-Q1 has a positive temperature coefficient. As temperature increases the device resistance increases leading to a reduction in power consumption of the bias circuit. In comparison, a negative coefficient system increases power consumption with temperature as the resistance decreases.

The TMP61-Q1 benefits from the reduced power consumption of the bias circuit with less self-heating than a typical NTC system.

7.3.4 Built-In Fail Safe

The TMP6 family feature a positive temperature coefficient. During a short-to-supply condition, the thermistor will have increased current and power dissipated. Due to the positive temperature slope, the TMP6 will increase resistance and limit self-heating by design.

In contrast, a NTC would continually reduce resistance due to self-heating leading to a positive feedback of increasing power dissipation and decreasing resistance.

7.4 Device Functional Modes

The device operates in only one mode when operated within the [Recommended Operating Conditions](#).

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TMP61-Q1 is a positive temperature coefficient (PTC) linear silicon thermistor. The device behaves as a temperature-dependent resistor, and may be configured in a variety of ways to monitor temperature based on the system-level requirements. The TMP61-Q1 has a nominal resistance at 25°C (R_{25}) of 9.82 10 kΩ with ±1% maximum tolerance, a maximum operating voltage of 5.5 V (V_{SNS}), and maximum supply current of 400 μA (I_{SNS}). This device may be used in a variety of applications to monitor temperature close to a heat source with the very small DEC package option compatible with the typical 0402 (inch) footprint. Some of the factors that influence the total measurement error include the ADC resolution (if applicable), the tolerance of the bias current or voltage, the tolerance of the bias resistance in the case of a voltage divider configuration, and the location of the sensor with respect to the heat source.

8.2 AEC-Q200 Qualifications

Although qualified under AEC-Q100, the TMP61-Q1 is also tested per the AEC-Q200 qualifications and passes all required testing with the exception of the Terminal Strength (SMD) / Shear Test. For this test the following results were observed:

- DEC Package passed up to 200g stress force
- DYA Package passed up to 400g stress force

The LPG package is not tested for AEC-Q200 qualifications.

8.3 Typical Application

8.3.1 Thermistor Biasing Circuits




Figure 8-1. Voltage Biasing Circuit With Linear Thermistor




Figure 8-2. Current Biasing Circuit With Linear Thermistor




Figure 8-3. Voltage Biasing Circuit With Non-Linear Thermistor




Figure 8-4. Current Biasing Circuit With Non-Linear Thermistor

8.3.1.1 Design Requirements

Existing thermistors, in general, have a non-linear temperature versus resistance curve. To linearize the thermistor response, the engineer can use a voltage linearization circuit with a voltage divider configuration, or a resistance linearization circuit by adding another resistance in parallel with the thermistor, R_P . The [Thermistor Biasing Circuits](#) section highlights the two implementations where R_T is the thermistor resistance. To generate an output voltage across the thermistor, the engineer can use a voltage divider circuit with the thermistor placed at either the high side (close to supply) or low side (close to ground), depending on the desired voltage response (negative or positive). Alternatively, the resistor can be biased directly using a precision current source (yielding the highest accuracy and voltage gain). It is common to use a voltage divider with thermistors because of its simple implementation and lower cost. The TMP61-Q1, on the other hand, has a linear positive temperature coefficient (PTC) of resistance such that the voltage measured across it increases linearly with temperature. As such, the need for linearization circuits is no longer a requirement, and a simple current source or a voltage divider circuit can be used to generate the temperature voltage.

This output voltage can be interpreted using a comparator against a voltage reference to trigger a temperature trip point that is either tied directly to an ADC to monitor temperature across a wider range or used as feedback input for an active feedback control circuit.

The voltage across the device, as described in [Equation 2](#), can be translated to temperature using either a lookup table method (LUT) or a fitting polynomial, $V(T)$. The [Thermistor Design Tool](#) must be used to translate V_{Temp} to Temperature. The temperature voltage must first be digitized using an ADC. The necessary resolution of this ADC is dependent on the biasing method used. Additionally, for best accuracy, tie the bias voltage (V_{BIAS}) to the reference voltage of the ADC to create a measurement where the difference in tolerance between the bias voltage and the reference voltage cancels out. The application can also include a low-pass filter to reject system level noise. In this case, place the filter as close to the ADC input as possible.

8.3.1.2 Detailed Design Procedure

The resistive circuit divider method produces an output voltage (V_{TEMP}) scaled according to the bias voltage (V_{BIAS}). When V_{BIAS} is also used as the reference voltage of the ADC, any fluctuations or tolerance error due to the voltage supply are cancelled and do not affect the temperature accuracy (as shown in [Figure 8-5](#)). Use [Equation 2](#) to calculate the output voltage (V_{TEMP}) based on the variable resistance of the TMP61-Q1 (R_{TMP61}) and bias resistor (R_{BIAS}). Use [Equation 3](#) to calculate the ADC code that corresponds to that output voltage, ADC full-scale range, and ADC resolution.




Figure 8-5. TMP61-Q1 Voltage Divider With an ADC

$$V_{TEMP} = V_{BIAS} \times \left(\frac{R_{TMP61}}{R_{TMP61} + R_{BIAS}} \right) \quad (2)$$

$$ADC \text{ Code} = \frac{V_{TEMP}}{FSR} 2^n \quad (3)$$

where

- FSR is the full-scale range of the ADC, which is the voltage at REF to GND (V_{REF})
- n is the resolution of the ADC

Equation 4 shows when $V_{REF} = V_{BIAS}$, V_{BIAS} cancels out.

$$ADC \text{ Code} = \frac{V_{BIAS} \times \left(\frac{R_{TMP61}}{R_{TMP61} + R_{BIAS}} \right)}{V_{BIAS}} 2^n = \left(\frac{R_{TMP61}}{R_{TMP61} + R_{BIAS}} \right) 2^n \quad (4)$$

Use a polynomial equation or a LUT to extract the temperature reading based on the ADC code read in the microcontroller. Use the [Thermistor Design Tool](#) to translate the TMP61-Q1 resistance to temperature.

The cancellation of V_{BIAS} is one benefit to using a voltage-divider (ratiometric approach), but the sensitivity of the output voltage of the divider circuit cannot increase much. Therefore, this application design does not use all of the ADC codes due to the small voltage output range compared to the FSR. This application is very common, however, and is simple to implement.

A current source-based circuit, such as the one shown in [Figure 8-6](#), offers better control over the sensitivity of the output voltage and achieve higher accuracy. In this case, the output voltage is simply $V = I \times R$. For example, if a current source of 40 μA is used with the device, the output voltage spans approximately 5.5 V and has a gain up to 40 mV/ $^{\circ}C$. Having control over the voltage range and sensitivity allows for full use of the ADC codes and full-scale range. [Figure 8-7](#) shows the temperature voltage for various bias current conditions. Similar to the ratiometric approach, if the ADC has a built-in current source that shares the same bias as the reference voltage of the ADC, the tolerance of the supply current cancels out. In this case, a precision ADC is not required. This method yields the best accuracy, but can increase the system implementation cost.




Figure 8-6. TMP61-Q1 Biasing Circuit With Current Source




Figure 8-7. TMP61-Q1 Temperature Voltage With Varying Current Sources

In comparison to the non-linear NTC thermistor in a voltage divider, the TMP61-Q1 has an enhanced linear output characteristic. The two voltage divider circuits with and without a linearization parallel resistor, R_P , are shown in Figure 8-8. Consider an example where $V_{BIAS} = 5\text{ V}$, $R_{BIAS} = 100\text{ k}\Omega$, and a parallel resistor (R_P) is used with the NTC thermistor (R_{NTC}) to linearize the output voltage with an additional 100-k Ω resistor. The output characteristics of the voltage dividers are in Figure 8-9. The device produces a linear curve across the entire temperature range while the NTC curve is only linear across a small temperature region. When the parallel resistor (R_P) is added to the NTC circuit, the added resistor makes the curve much more linear but greatly affects the output voltage range.




Figure 8-8. TMP61-Q1 vs NTC With Linearization Resistor (R_P) Voltage Divider Circuits




Figure 8-9. NTC With and Without a Linearization Resistor vs TMP61-Q1 Temperature Voltages

8.3.1.2.1 Thermal Protection With Comparator

Use the TMP61-Q1 device along with a voltage reference, and a comparator to program the thermal protection. As shown in Figure 8-10, the output of the comparator remains low until the voltage of the thermistor divider, with R_{BIAS} and R_{TMP61}, rises above the threshold voltage set by R₁ and R₂. When the output goes high, the comparator signals an overtemperature warning signal. The engineer can also program the hysteresis to prevent the output from continuously toggling around the temperature threshold when the output returns low. Either a comparator with built-in hysteresis or feedback resistors may be used.




Figure 8-10. Temperature Switch Using TMP61-Q1 Voltage Divider and a Comparator

8.3.1.2.2 Thermal Foldback

One application that uses the output voltage of the TMP61-Q1 in an active control circuit is thermal foldback. This is performed to reduce, or fold back, the current driving a string of LEDs, for example. At high temperatures, the LEDs begin to heat up due to environmental conditions and self heating. Thus, at a certain temperature threshold based on the LED's safe operating area, the driving current must be reduced to cool down the LEDs and prevent thermal runaway. The device voltage output increases with temperature when the output is in the lower position of the voltage divider and can provide a response used to fold back the current. Typically, the device holds the current at a specified level until a high temperature is reached, known as the knee point, at which the current must be rapidly reduced in order to continue operation. To better control the temperature/voltage sensitivity, the device uses a rail-to-rail operational amplifier. Figure 8-11 shows the temperature knee point where the foldback begins. The set by the reference voltage (2.5 V) at the positive input, and the feedback resistors set the response of the foldback curve. The foldback knee point may be chosen based on the output of the voltage divider and the corresponding temperature from Equation 5 (110°C, for example). The device uses a

buffer between the voltage divider with R_{TMP61} and the input to the op amp to prevent loading and variations in V_{TEMP} .




Figure 8-11. Thermal Foldback Using TMP61-Q1 Voltage Divider and a Rail-to-Rail Op Amp

The op amp remains high as long as the voltage output is below V_{REF} . When the temperature goes above 110°C , the output falls to the 0-V rail of the op amp. The rate at which the foldback occurs depends on the feedback network, R_{FB} and R_1 , which varies the gain of the op amp, G , as shown in Equation 6. The foldback behavior controls the voltage and temperature sensitivity of the circuit. The device feeds this voltage output into a LED driver circuit that adjusts output current accordingly. V_{OUT} is the final output voltage used for thermal foldback and is calculated in Equation 7. Figure 8-12 describes the output voltage curve in this example which sets the knee point at 110°C .

$$V_{TEMP} = V_{BIAS} \times \left(\frac{R_{TMP61}}{R_{TMP61} + R_{BIAS}} \right) \quad (5)$$

$$G = \frac{R_{FB}}{R_1} \quad (6)$$

$$V_{OUT} = -G \times V_{TEMP} + (1 + G) \times V_{REF} \quad (7)$$




Figure 8-12. Thermal Foldback Voltage Output Curve

8.3.1.3 Application Curve

The TMP61-Q1 accuracy varies depending on the selected biasing circuit. This variation can be seen in [Figure 8-13](#). V_{TEMP} is shown with either V_{BIAS} at 2 V in a resistor divider circuit (R_{BIAS} = 10 kΩ ±1%) or I_{BIAS} at 200 μA. Supply sources used are assumed to be ideal. The best accuracy is achieved using a direct current bias method.




Figure 8-13. TMP61-Q1 Voltage Output and Temperature Error Based on the Bias Method

8.4 Power Supply Recommendations

The maximum recommended operating voltage of the TMP61-Q1 is 5.5 V (V_{SNS}), and the maximum current through the device is 400 μA (I_{SNS}).

8.5 Layout

8.5.1 Layout Guidelines

The layout of the TMP61-Q1 is similar to that of a passive component. If the device is biased with a current source, the positive pin 2 is connected to the source, while the negative pin 1 is connected to ground. If the circuit is biased with a voltage source, and the device is placed on the lower side of the resistor divider, V₋ is connected to ground and V₊ is connected to the output, V_{TEMP}. If the device is placed on the upper side of the divider, V₊ is connected to the voltage source and V₋ is connected to the output voltage, V_{TEMP}.

8.5.2 Layout Examples




Figure 8-14. Recommended Layout: DEC Package

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

[MSL Ratings and Reflow Profiles](#) (SPRABY1)

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (February 2021) to Revision G (November 2023)	Page
• Changed table title from <i>Device Information</i> to <i>Package Information</i>	1
• Added notes to pinout diagrams.....	4
• Moved the <i>Power Supply Recommendations</i> and <i>Layout</i> sections to the <i>Application and Implementation</i> section.....	18
Changes from Revision E (March 2020) to Revision F (February 2021)	Page
• Added AEC-Q200 Tested to Features.....	1
• Added Functional Safety-Capable to Features.....	1
• Changed DYA to Grade-0.....	1
• Updated Device Comparison Table.....	3
• Increased Maximum Storage Temperature in <i>Absolute Maximum Ratings</i> Table to 175°C.....	5
• Changed Max Ambient Temperature from 125 °C to 150 °C for DYA package in <i>Recommended Operating Conditions</i>	5
• Changed DYA package to Grade-0 150 C rating in <i>Recommended Operating Conditions</i>	5
• Added HTOL and HTSL notes to <i>Recommended Operating Conditions</i>	5
• Added 1000 hour Long Term Drift specification for DYA package.....	7
• Updated Typical Characteristics curves.....	8

- Added QEC-Q200 Qualification feature section..... 12

Changes from Revision D (February 2020) to Revision E (March 2020) Page

- Removed preview notice from the SOT-5X3 package..... 1
- Updated Description section..... 1
- Changed minimum Junction Temperature from –40°C to –65°C in *Absolute Maximum Ratings* table..... 5
- Changed Max Junction Temperature from 150°C to 155°C in *Recommended Operating Conditions* 5

Changes from Revision C (January 2020) to Revision D (February 2020) Page

- Updated Features list..... 1
- Updated Applications list..... 1
- Updated Description..... 1
- Updated Device Comparison Table ELPG package TA support from 150°C to 170 °C..... 3
- Added DYA package to Device Comparison Table..... 3
- Added description for Junction temperature in *Absolute Maximum Ratings* 5
- Added T_{JMAX} spec for Automotive Grade 0 to *Absolute Maximum Ratings* 5
- Added I_{SNS} spec for T_A = 150 °C to 170 °C to *Recommended Operating Conditions* 5
- Changed TA description to Automotive Grade 1 in *Recommended Operating Conditions* 5
- Changed TA description to Automotive Grade 0 in *Recommended Operating Conditions* 5
- Changed ambient temperature support for Automotive Grade 0 in from 150 °C to 170 °C..... 5
- Added 'Resistance Tolerance' Spec for T_A = 150°C to 170°C..... 7
- Added 'Long Term Drift ' for DYA package..... 7
- Changed min spec 'Long Term Drift' for RH = 86 % from 0.1 % to -1 %..... 7
- Added typical spec 'Long Term Drift' for RH = 86 %..... 7
- Changed max spec 'Long Term Drift' for RH = 86 % from 0.8 % to 1 %..... 7
- Changed min spec 'Long Term Drift' for DEC package from 0.1 % to -1 %..... 7
- Added typical spec 'Long Term Drift' for DEC package..... 7
- Changed max spec 'Long Term Drift' for RH = 86 % from 1 % to 1.8 %..... 7
- Changed min spec 'Long Term Drift ' for LPG package from 0.1 % to -0.5 %..... 7
- Changed min spec 'Long Term Drift ' for LPG package from 0.1 % to -0.5 %..... 7
- Added typical spec 'Long Term Drift' for LPG package..... 7
- Changed max spec 'Long Term Drift' for RH = 86 % from 1.1 % to 1.4 %..... 7
- Added Added 'Long Term Drift' Spec for ELPG package..... 7
- Added Automotive Grade 0 typical characteristic curves..... 8
- Updated Overview section..... 10
- Added TMP61-Q1 R-T Table section..... 11
- Updated Feature Description section..... 11
- Removed Transfer Tables..... 11
- Added *Built-In Fail Safe* section..... 11
- Updated Application and implementation section to match TI data sheet standards..... 12
- Added link to Thermistor Design tool..... 13
- Removed Thermal Compensation section..... 13

Changes from Revision B (September 2019) to Revision C (January 2020) Page

- Added DYA package in PREVIEW status..... 4
- Standardized pinout diagrams..... 4
- Clarified [Equation 1](#) 10

Changes from Revision A (June 2019) to Revision B (September 2019) Page

- Changed data sheet status from Production Mixed to Production Data..... 1
- Added preview SOT-5X3 package 1
- Removed 'Functional, Unspecified Performance' rows..... 5
- Removed 'Functional, Unspecified Performance' rows..... 5
- Added 'Long Term Drift' spec for LPG package..... 7

- Added *Thermal Response Time* graphs for the LPG package.....8
 - Added transfer tables for the LPG package..... 11
-

Changes from Revision * (April 2019) to Revision A (June 2019)	Page
---	-------------

- | | |
|--|---|
| • Changed device status from Advanced Information to Production Data | 1 |
|--|---|
-

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMP6131ELPGMQ1	ACTIVE	TO-92	LPG	2	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 170	TMP61	Samples
TMP6131QDECRQ1	ACTIVE	X1SON	DEC	2	10000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	EL	Samples
TMP6131QDECTQ1	LIFEBUY	X1SON	DEC	2	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	EL	
TMP6131QDYARQ1	ACTIVE	SOT-5X3	DYA	2	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	1GK	Samples
TMP6131QDYATQ1	LIFEBUY	SOT-5X3	DYA	2	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	1GK	
TMP6131QLPGMQ1	ACTIVE	TO-92	LPG	2	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	TMP61	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TMP61-Q1 :

- Catalog : [TMP61](#)


NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMP6131QDECRQ1	X1SON	DEC	2	10000	178.0	8.4	0.7	1.15	0.47	2.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMP6131QDECRQ1	X1SON	DEC	2	10000	205.0	200.0	33.0


LPG0002A



PACKAGE OUTLINE

TO-92 - 5.05 mm max height

TRANSISTOR OUTLINE



4221971/B 06/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

LPG0002A

TO-92 - 5.05 mm max height

TRANSISTOR OUTLINE



LAND PATTERN EXAMPLE
NON-SOLDER MASK DEFINED
SCALE:20X


4221971/B 06/2022

TAPE SPECIFICATIONS


LPG0002A

TO-92 - 5.05 mm max height

TRANSISTOR OUTLINE



4221971/B 06/2022



4224506/A 08/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

DEC0002A

X1SON - 0.5 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:60X



SOLDER MASK DETAILS

4224506/A 08/2018

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).
4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DEC0002A

X1SON - 0.5 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:60X

4224506/A 08/2018

NOTES: (continued)


5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

EXAMPLE BOARD LAYOUT


DYA0002A

SOT (SOD-523) - 0.77 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:40X



SOLDEMASK DETAILS

4224978/B 09/2021

NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DYA0002A

SOT (SOD-523) - 0.77 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:40X

4224978/B 09/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated